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Ahstract-A three-dimensional architecture for a photosen-
sing array has been developed. This silicon based architecture 
consists of a 10 x 10 array of photosensors with 80 flm diam-
eter, through chip interconnects to the back side of a 500 Ilm 
thick silicon wafer. Each photosensor consists of a 300 x 300 
flm pn-junction photodiode. The following processes were used 
to create this photosensing architecture: 1) thermomigration of 
aluminum pads through an n-type silicon wafer; 2) creation of 
pn-junction photosensors on one side of the wafer; and 3) cre-
ation of aluminum pad ohmic contacts to the thermo migrated 
through chip interconnects and the substrate on the back sid; 
of the wafer. The electrical and optical characteristics of the 
three-dimensional architecture indicates that it should be well 
suited as a photosensing framework around which a "silicon 
retina" could be built. 
INTRODUCTION 
THE value of parallel processing has become increas-ingly apparent in the past years as the need for speed 
and more complex signal processing has increased, Par-
allel architectures are commonly used to increase the 
throughput of a circuit and the speed of computations, 
While most parallel processes implemented in hardware 
today use the well developed silicon planar technology, 
the complexity of the parallelism suggests that other tech-
nologies should be investigated, This has led to the de-
velopment of three-dimensional architectures using amor-
phous silicon [1], [2], laser-recrystallization technology 
[3] , and other architectures using interconnects both 
through and between silicon wafers [4], 
A typical application of these three dimensional archi-
tectures is in data acquisition and signal processing from 
sensor arrays, Specifically, a two-dimensional array of 
sensors often requires multiplexing and/or signal process-
ing circuitry which controls or selects the sensors and this 
circuitry can occupy a significant portion of the total sur-
face area of the chip, If a three-dimensional architecture 
could be used to move the multiplexing and/or signal pro-
cessing circuitry away from the sensors, the sensors could 
be made larger and sensor sensitivity could be increased 
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without decreasing the density of the sensor array, The 
development of a three-dimensional architecture could 
have greater impact on monolithic systems containing 
more complex multiplexing or signal processing circuitry, 
where the sensitivity could be substantially increased for 
the same density of sensors, One such three-dimensional 
architecture involves fabrication of the sensors on one 
surface of a silicon die and fabrication of the multiplexing 
and/or processing circuitry on the other side of the silicon 
die, with through-the-die interconnects connecting the 
sensors in the array with the processing circuitry, 
Potential applications of three-dimensional data ac-
quisition architectures are in the area of chemical or neu-
rophysiological sensing where the sensors need to be both 
electrically and chemically isolated from the signal pro-
cessing circuitry [3], [5], An area where a three-dimen-
sional architecture could have a substantial benefit is in 
"smart" photosensor arrays, A silicon retina, which in-
cludes extensive real-time signal processing, is an exam-
ple of such a smart two dimensional photosensor array 
[6]-[8]. Extensive signal processing is necessary to mimic 
such functions as real-time spatial and temporal filtering 
of optical signals transduced by an array of high sensitiv-
ity photosensors. When additional retinal functions are 
implemented on these smart photosensing arrays, the re-
quired signal processing circuitry will be even more com-
plex and occupy even more silicon area. If these functions 
are to be realized using a two-dimensional architecture, 
there will be an obvious tradeoff between photosensor 
sensitivity and the complex signal processing circuitry, 
Intelligent photosensor chips, using a two-dimensional ar-
chitecture, have been developed to perform some of the 
processing on the sensor chip and some of the digital sig-
nal processing off chip [9]. A foveated, retina-like sensor 
using CCD technology has also been developed [10]. Both 
approaches are novel; however, as the functionality and 
parallelism is increased it can be advantageous to use a 
three dimensional architecture. The use of a three-dimen-
sional architecture in the creation of a silicon retina, with 
sensors and signal processing circuitry fabricated on dif-
ferent planes in a laminar structure will eliminate the 
tradeoff between sensitivity and circuitry complexity, 
since the sensors and the signal processing circuitry will 
not compete for the same silicon surface area . 
As a first step towards the creation of such a three-di-
mensional silicon retina, we have developed a three-di-
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Fig. I. A three-dimensional architecture for a parallel processing photo-
sensing array. Top view (a) and side view (b). 
mensional architecture for a parallel processing photosen-
sing array, a 10 x 10 array of photodiodes that fully 
occupy one surface of a silicon die. The output of each 
sensor is transmitted directly through the silicon die to its 
rear surface where a 10 x 10 array of bonding pads has 
been formed. These bonding pads form the first genera-
tion output structure of the photosensing array. This paper 
describes how the architecture has been built and quanti-
fies the characteristics of the system. 
The Architecture of the Three-Dimensional Photosensing 
Array 
The three-dimensional architecture for a parallel pro-
cessing photosensing array consists of a 10 x 10 array of 
photodiodes with interconnects through the wafer as 
shown in Fig. 1. The photodiodes are pn-junction silicon 
photodiodes formed by boron diffusion into the n-type sil-
icon substrate. Each of the one hundred photodiodes has 
a dimension of 300 x 300 ILm and is separated from its 
neighboring photodiodes by 25 ILm. The photosensing side 
with the pn-junctions is referred to as the "front side" of 
the die. The interconnects between the front side and the 
back side are thermo migrated trails made using the tem-
perature gradient zone melting process (TGZMP) devel-
oped by Anthony and Cline [11]-[13]. This is a high-tem-
perature process where a thermal gradient is produced 
across the silicon wafer, causing aluminum, deposited on 
the surface of the wafer, to migrate through the wafer as 
an AI-Si alloy droplet. As the droplet moves through the 
wafer, it leaves behind a highly conductive trail of 
p-doped silicon. Each thermomigration trail has an aver-
age diameter of 80 ILm. Aluminum square pads, 150 ILm 
on a side, make contact to the p-doped trails which emerge 
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from the silicon die. The side of the wafer containing the 
aluminum contact pad is referred to as the "back side" 
of the wafer. Thus, the highly conductive p-type ther-
momigrated trails connect the photodiodes to the alumi-
num contacts on the back side of the die. An additional 
set of aluminum pads on the back side of the wafer make 
a low resistance ohmic contact to the n + -doped silicon 
substrate. 
Since this is a double-sided semiconductor process, 
cleanliness of both the front and back side of the wafer 
was essential. Single-sided photolithography does not 
protect the back side of the wafer while processing the 
front side and vice versa. Therefore, a "double-sided 
photolithographic process" was developed to protect the 
side of the die that was not being processed. 
METHODS OF PREPARATION 
Sample Preparation 
Single-crystal, 3 in diam (100) silicon wafers were 
used for the fabrication of the three-dimensional photo-
sensing arrays. These were 10 O-cm n-type phosphorus 
doped wafers and were 1900 ILm thick with only one side 
polished. After a hydrogen peroxide based wafer cleaning 
procedure [14], approximately 3 ILm of aluminum was 
evaporated onto the silicon wafer. Positive photolithog-
raphy was used to form 24 arrays, each of which con-
tained a matrix of 10 x 10 aluminum squares. The alu-
minum squares were 100 ILm on a side and were placed 
with their centers 325 ILm apart. A dicing saw with a 50 
ILm wide blade was then used to scribe indexing marks 
into the silicon surface for subsequent aligning of the 
masks used during the double-sided silicon photolitho-
graphic processes. 
Thermomigration 
The temperature gradient zone melting process 
(TGZMP) was used to form the interconnects between the 
front and back sides of the wafer. The TGZMP is a pro-
cess in which a liquid zone in the form of a sheet, rod or 
droplet migrates through a solid under the driving force 
of a temperature gradient. Since aluminum is a p-type do-
pant, the remaining trails are highly conductive p ~ sili-
con. The TGZMP apparatus and procedure we used to 
create these structures is described elsewhere [15]. 
Wafer Polishing 
After the thermomigration, the 3 in wafer was cut on a 
dicing saw into six squares with dimensions of approxi-
mately 20 x 20 mm. Each of the six silicon wafers con-
tained four 10 x 10 arrays of aluminum trails. The ther-
momigration process damaged both sides of the wafer. At 
the entry side of the silicon dice, aluminum oxide and 
residues of the aluminum were left not only above the 
surface but also below the surface and therefore this sur-
face had to be repolished .. The exit sides of the aluminum 
also tended to "smear out" considerably after it com-
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pletely migrated through the wafer. Thus, the dice were 
ground down from the exit side to a thickness of approx-
imately 500 Itm before they were polished. Both sides of 
the wafers were then polished removing approximately 30 
Itm on each side, starting with a 30 Itm diamond com-
pound on a polishing wheel and continuing with com-
pound sizes of 15, 6, 1, and! Itm. After the polishing, 
the silicon dice had a double sided polish and contained a 
matrix of p-trails through the n-type substrate. Before 
subsequent oxidation processes and the diffusion pro-
cesses the wafers were put through a series of cleaning 
steps a second time to remove any metals, organic com-
pounds or other contaminates. 
Photodiode Processing 
The 300 x 300 Itm p-doped regions on the front side 
of the wafer were formed next. A layer of Si02 was ther-
mally grown at 1000°C on the silicon wafers first in a dry 
oxygen atmosphere for 10 min followed by a wet oxida-
tion for 70 min. This yielded a 380 nm layer of Si02 • 
Since the creation of the photosensor array is a two-
sided process, a double-sided photolithograpic process 
was developed. Cleanliness of both the front and back 
sides was essential during the double-sided photolitho-
graphic processes. In order to protect the side of the sili-
con wafer that was not being processed during the pho-
tolithography, a special holder, machined from polyeth-
ylene, kept one side of the wafer clean except for the very 
outer edges. The photoresist was spun on and cured in an 
oven at l30°C for 30 min. This photoresist protected the 
back side of the silicon die from scratches and contami-
nates during the photolithographic process. The holder 
was used one more time when photoresist was spun on the 
other side of the wafer. The silicon wafer was then pro-
cessed with conventional single sided photolithographic 
steps. 
After the photolithography, the silicon wafer was coated 
with a layer of spin-on dopant (boron atom concentration 
of 1021 cm -3) on the front side of the wafer to form the 
photodiodes. This was given a drive-in treatment at 992°C 
for 15 min to form pn-junction photodiodes with a junc-
tion depth calculated to be 0.25 Itm. The 300 x 300 Itm 
square boron diffused p-region areas were aligned over 
the p-type thermomigration trails to ensure that the trails 
contacted the p-regions. The doped spin-on glass was re-
moved from the die and another silicon oxidation was per-
formed for the next process step. The same steps in the 
photolithographic process were applied as before, but now 
the photosensing side of the wafer was protected with a 
layer of hard-baked photoresist. To make low resistance 
ohmic contacts to selected sides on the silicon substrate, 
a spin-on phosphorus dopant glass was used as a source 
to create heavily doped n + contact regions. The spin on 
dopant was given a drive-in treatment at 1000°C for 15 
min to form a high-low doping transition at a depth cal-
culated to be 0.8 Itm. All the Si02 was removed and a 
new layer of Si02 was thermally grown at 1000°C first in 
a dry oxygen atmosphere for 5 min followed by a wet 
oxidation for 55 min, resulting in a 330 nm layer of Si02 • 
This was done to produce a second order, !-wave match-
ing layer for the photons striking the photosensing side of 
the wafer and as a masking layer on the opposite side of 
the wafer. Again, "double side" photolithography was 
performed to etch the holes in the Si02 for contacts to the 
p-trails and to the phosphorus doped substrate. A 8000 A 
layer of aluminum was evaporated onto the wafer and pat-
terned to have square, 150 Itm contact pads. Aluminum 




Out of the sixteen 10 x 10 arrays of photoscnsors that 
survived the manufacturing processes, 98 % of the ther-
momigration trails made contact to the p-diffusion re-
gions. Two percent of the thermomigration trails failed to 
contact the photosensor p-region due to the random walk 
nature of the TGZMP process. In this particular applica-
tion, random walk, a well-known phenomena in the ther-
momigration process [15], [16] was not a major concern 
as long as the trails migrated sideways less than 150 Itm. 
Ifthe TGZMP trail deviated more than 150 Itm from the 
center, it made contact to a neighboring p-region. It is 
also possible for the trail to make contact to two neigh-
boring p-diffusion regions if the center of the trail exits 
the silicon wafer between two p-diffusion regions and 
makes contact to both regions. Thus, the random walk 
had to be limited to a deviation of 150 Itm from the center 
to achieve a 100 % yield. The random walk of the trails 
can be seen in Fig. 2. Detailed results of the TGZMP 
process are presented in a separate paper [15]. 
PN-lunction Characteristics 
The pn-junction characteristics depend both upon the 
quality of the pn-junction of the p-doped TGZMP trail 
and the spin-on boron dopant. Approximately half of the 
total pn-junction area was formed by the thermomigration 
process and half by the diffusion and drive-in treatment 
of the boron-dopant spin-on glass. 
The current-voltage characteristics of these junctions 
were measured with an HP4145 analyzer. The forward 
biased characteristics for currents ranging from 100 pA to 
1 rnA are shown in Fig. 3 and show an approximately 
logarithmic dependence of current upon forward bias 
voltages over about 5 log units. Deviations from the log 
is due to a series resistance or a high level injection of 
carriers. 
The current in the pn-junction for different reverse bias 
voltages, shown in Fig. 4, is a generation current in the 
pn-junction which increases as the voltage across the re-
verse biased junction increases. The dark current in-
creases linearity with the reverse biased voltage across the 
junction from 0 pA (with zero bias) to 1.9 nA (at 5 V) 
due to the increase in generation current. Since the di-
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Fig. 2. Nine pixels out of the 10 x 10 array of photosensors. The circular 
objects are the therrnomigrated trails that make contact with the p-diffusion 
photosensor regions. The random walk of the therrnomigration trails can 
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Fig. 3. Forward bias characteristics of a typical pn-junction at different 
voltages. The forward bias characteristics show an approximately logarith-
mic relation between current and forward bias voltages across the pn-junc-
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Fig. 4. Reverse bias characteristics of a typical pn-junction. The reverse 
bias characteristics show a linear relation between current and reverse bias 
voltage across the pn-junction over about 7 V. 
ameter of the circular shaped thermomigration trail varies 
at different depths in the silicon die, only an estimate of 
the leakage current per JJ.m2 can be made. Calculations 
based on average thermomigration trail diameter of 80 JJ.m 
results in a leakage current of 1.1 x 10 -6 A / cm2 at 5 V. 
The relatively high leakage current and ideality factor (n 
= 1.65, Fig. 3) is due to the high recombination rate in 
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Fig. 5. Spectral sensitivity of the photodiodes in the visual spectrum. The 
photosensors have a peak responsivity of 0.45 A!W at approximately 650 
nm. The error bars show the standard deviation of the measurements in ten 
photodiodes. 
The reverse breakdown voltage of the pn-junctions varied 
from 7 to 10 V with an average break down voltage of 
8.5 V. The low avalanche breakdown voltage is due to 
the very shallow p-diffused photosensor region. 
Optical Characteristics 
The optical characteristics were determined over the vi-
sual spectrum with eight different interference filters (Ed-
mond Scientific). The photodiode current was measured 
using a current-to-voltage amplifier. The responsivity of 
the zero biased photosensors in the visual spectrum is 
shown in Fig. 5. The responsivity reached a peak of 0.45 
A/W at approximately 650 nm. The responsivity of a 
photodiode without a thermomigrated trail would be 
higher because of a larger depletion volume. The peaking 
of responsivity at this low wavelength is mainly due to 
the shallow depth of the pn-junction and to the added 330 
nm thick layer of Si02 . The Si02 layer on the photosen-
sors acts like an antireflection coating to improve the per-
formance of the photodiodes. The! wave, second har-
monic matching layer of Si02 increases the sensitivity in 
the visual spectrum with an anti-reflection maximum at 
610 nm. 
The responsivity is expected to increase a few percent 
with the photodiode back biased, since the width of the 
pn-junction depletion region increases. The reverse biased 
peak responsivity was 0.49 A/W at reverse biased volt-
age of 5 V compared to 0.45 A /W for a zero biased junc-
tion, a 9% increase in responsivity for a reverse biased 
pn-junction. 
, Blooming 
Photons absorbed in one sensor can inject current into 
an adjacent sensor. This undesired current injection is 
known as blooming and is a potential problem in many 
photosensor arrays. A potential barrier in the form of an 
n + doping region between the neighboring sensors is often 
used to minimize blooming. 
Blooming was measured by connecting two adjacent 
photodiodes as a pnp transistor and sending current 
through the base emitter junction. A transistor gain (beta) 
of 1/10 000 was measured with an I-V curve tracer. This 
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indicates that the photo sensors are disconnected due to the 
large distance between them and/or the short carrier life-
time in the n-type substrate. Photodiodes not adjacent to 
the sites of current injection showed no measurable 
blooming (a beta of less than 10-6). 
DISCUSSION 
We have shown that a three dimensional architecture of 
photodiodes and cross wafer interconnects results in a 
parallel processing photosensing array of relatively high 
quality. Before this architecture can be used in a silicon 
retina application, three important issues need further 
consideration. The first is the reduction of the dimensions 
of the photosensors. There are three major factors that 
limit the dimensions of the structures used in this device; 
the size of through chip interconnects which can be ther-
momigrated through the wafer, the warping of the wafer 
when the thermomigration occurs at high temperatures, 
and the random walk of the thermomigration columns. 
Thermomigration columns as small as 100 ~m have been 
reported [3] and we have occasionally thermomigrated 
columns as small as 15 ~m through the wafer. However, 
this was achieved at such a high temperature and with 
such an uneven temperature distribution across the wafer, 
that a warping of the silicon wafer was often produced. 
Such warped wafers can not be used for further process-
ing. The problem of warping of the silicon wafer and the 
thermomigration process is discussed further in a separate 
paper [15]. The random walk which occurs in the ther-
momigration process is a well known phenomena [16] and 
Anthony and Cline have reported ways to reduce the prob-
lem. However, because of the relatively large size of the 
photodiode "targets" used in this array, random walk was 
not a significant problem, Smaller photodiode targets will 
require greater control over the random walk problem. 
The second important issue that must be addressed is 
the complexity of the photosensor signal processing cir-
cuitry on the back side of the silicon die. The possibility 
of putting multiplexing circuitry and/or signal processing 
circuitry on the back side of the sensor array is a question 
of processing techniques. The cleanliness of both surfaces 
while processing will be essential. Basically, the same 
process techniques described herein can be used to fabri-
cate transistors on the back side; however, the polishing 
of the wafer surfaces has to be improved with a chemical 
polishing step to achieve high quality transistors. Instead 
of fabricating circuitry on the back side of the silicon die, 
another die containing signal processing circuitry can be 
mounted using solder bump technology to the three di-
mensional architecture photosensing die, Fig. 6 [17]. This 
approach may be more cost and process effective. 
Third, the benefits accruing from a three dimensional 
structure may not justify the added manufacturing com-
plexity. The increase in performance associated with the 
use of the three dimensional architecture will vary with 
the size and design of the signal processing circuitry and 
the size of the photo sensors . Three main design criteria 
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Fig, 6, The three-dimensional architecture photosensing die and a silicon 
die contailing signal processing circuitry are connected using solder bump 
technology, 
have to be considered; signal-to-noise ratio (S / N), sen-
sitivity and density of sensors. 
The signal-to-noise ratio is degraded by going from a 
2-D to the three dimensional architecture described in the 
paper because of the extra dark current associated with 
the thermomigration trails to the back side of the silicon 
die. However, the S / N degradation is minimized as the 
size of the thermomigration trails are reduced. If the in-
crease in dark current due to the thermomigration trails 
does not limit or significantly degrade the performance of 
the signal processing circuitry, the performance of the 
three dimensional parallel architecture can be beneficial. 
On the other hand, the sensitivity of the sensor can be 
improved with the three-dimensional architecture because 
the signal processing circuitry can be removed from the 
plane of the sensors. This allows an enlargement of the 
photosensor area and increases the number of photons 
which can be absorbed by the photosensors. The increase 
in sensitivity which can be realized by the three-dimen-
sional architecture is therefore a function of the ratio of 
photosensitive area and signal processing circuitry area. 
The more complex the signal processing circuitry, the 
more the sensitivity can be improved by moving the cir-
cuitry to the back side of the array. 
The density of the array of sensors can also be im-
proved with a three-dimensional architecture. The size of 
the thermo migration trail and the size of the circuitry sets 
limits on the improvement of the density of the sensor 
array. Since the size of the thermomigration trails can be 
relatively large in comparison to the size of the pixels, the 
density of the sensors is in many cases limited by the size 
of the thermomigration trail. The other limitation to the 
density of the pixels is the size of the signal processing 
circuitry associated with each pixel. For large numbers of 
photosensors, the silicon area of each photosensor should 
be equal to the area of the signal processing circuitry on 
the back side of the array. Thus, the size of this circuitry 
will generally set a limit on the photosensor density. 
Our main interest in developing the three-dimensional 
photosensing array described herein is that it will provide 
a functional foundation for a silicon retina. Different sig-
nal processing circuits have already been developed to 
mimic the functions in the retina. Important preprocessing 
functions produced by the human retina are spatial and 
temporal filtering as well as gain control by the photore-
ceptors themselves. First, generation silicon retinas con-
tained analog signal processing circuitry with most of the 
silicon real estate occupied by the processing circuitry [8]. 
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Later versions have improved the ratio of photosensitive 
area to circuit area [6], but as more of the functionality 
of the human retina is implemented in the signal process-
ing circuitry, the ratio of sensor area to circuitry area, and 
photosensitivity must decrease [7]. A three-dimensional 
silicon retina with sensors and signal processing circuitry 
fabricated on different planes in a laminar structure will 
eliminate this tradeoff, since the sensors and the signal 
processing circuitry will not compete for the same real 
estate. Thus, such a three-dimensional silicon architec-
ture with its retinal signal processing will not only mimic 
some of the functions of the human retina but it will 
achieve this function using a laminar architecture similar 
to that of the retina. 
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